

ADAPTER FOR PLASTIC-LEADED CHIP CARRIER (PLCC) AND OTHER SURFACE MOUNT TECHNOLOGY (SMT) CHIP CARRIERS

5 This application claims the benefit of U.S. Provisional Application Serial No. 60/262,474, filed in the names of Richard Olzak and Tehmosp Khan on January 17, 2001, the complete disclosure of which is incorporated herein by reference.

FIELD OF THE INVENTION

10 The present invention relates to adapters for plastic-leaded chip carriers, and in particular to adapters for smaller plastic-leaded chip carriers replacing larger plastic-leaded chip carriers.

BACKGROUND OF THE INVENTION

15 An integrated circuit combines numerous active and passive electrical circuitry elements on a single device called a die or chip. These integrated circuits are interconnected by attaching them to printed circuit boards. Integrated circuits are small and fragile; therefore, for use in mass production they are typically sealed in plastic or ceramic packages, called carriers, in which they are protected from damage. The integrated circuit is electrically interconnected to the external leads or pads that extend from the package. The external leads are used to connect the package to a printed wiring board or a socket. The external leads may protrude from the package by extending through the bottom of the package (e.g., pin or pad grid arrays), may be arrayed along two edges of the package (e.g., dual in-line pins), or may fan out from the edges of the package (e.g., gull wing and J-leads). The carriers are small in size and are known to have high electrical and mechanical reliability.

25 The wiring on application or parent printed circuit boards include thin metallic signal lines embedded in an insulating material. These signal lines interconnect leads from different circuit packages mounted on the same board. The boards may have several layers of interconnected signal lines to provide all of the required connections. The signal lines route electrical signals among the integrated circuits. The lay out of the signal lines thus determines the placement of the integrated circuit packages on the board. The leads of the integrated circuit packages may connect to the wiring in a variety of ways. One technique

30

includes holes drilled in the board through the wiring at appropriate locations. The leads are inserted through the holes, whereby mechanical and electrical attachments are made among the leads, the wiring, and the holes.

Another technique is called surface mount technology (SMT). This method includes arranging contact pads on the surface of the printed circuit board. The pads are used to route input/output electrical signals through the leads and the appropriate signal lines in the parent printed circuit board. The package leads may be placed on top of the pads and mechanically and electrically attached by soldering. SMT is widely used for high speed digital communications. Typical SMT packages include plastic leaded chip carriers (PLCC), dual in-line packages (DIP), single in-line packages (SIP), small outline packages (SO), and small outline T-leaded packages (SOT). Each device has a different specific footprint associated with its external leads.

Figure 1 is a generic illustration of a common SMT integrated circuit carrier of the type that is commonly referred to as a Plastic Leaded Chip Carrier, usually abbreviated as PLCC or PCC. The carrier 10 is a rectangular or square package having a housing 12 with a top surface 14 and four sides 16-19 with I/O connections on all four sides. On the leaded version illustrated in Figure 1, the I/O connections are a row of uniformly spaced electrically conductive leads 20 extending from each side of the carrier housing 12. The PLCC 10 can have 18 to 100 J-shaped leads. PLCC packages can be either socketed or surface-mounted onto solder pads of a printed wiring board 22. Soldering is preferred for applications requiring long term electrical and mechanical reliability.

Over time the design of integrated circuits, or ICs, has improved functionality, which has resulted in smaller devices with fewer I/O connections required to perform the same tasks more efficiently. The carriers, such as the PLCC 10 illustrated in Figure 1, have evolved to match the more compact and efficient ICs. According to one example, a known IC packaged in a PLCC having 68 I/O pins has become obsolete through having its functionality provided more efficiently in a newer IC that is packaged in a more compact PLCC device having a smaller foot print and fewer I/O connections, *i.e.*, only 44 I/O pins.

New printed wiring board designs reduce the space available to match the more compactly packaged PLCC device and provide 24 fewer surface-mount solder pads in a configuration matched to the device's 44 I/O pins. However, many pre-existing printed wiring board are designed for use with the now obsolete 68-pin device. While a 44-pin PLCC replacement is functionally and conveniently smaller, these earlier designs will not accept the

newer 44-lead device. Some high-production boards have been redesigned and re-laid out to accommodate the new smaller devices having fewer I/O connections. Redesign requires considerable time that impacts production schedules and involves financial investments that may not be easily justified on legacy products with a limited future.

5 Rather than bear the disruption and expense of a redesign, some of these legacy products use an adapter that accommodates the difference in footprints in different PLCC and other SMT components. For example, one of these adapters accepts the smaller 44-pin device and provides electrical routing that adapts the functionality of the 44-pin device to the 68-pin configuration. The smaller 44-pin device is mounted on the adapter, and the
10 adapter is mounted in turn on the parent printed wiring board in the position previously occupied by the 68-pin device. The adapter couples functionality of the replacement 44-pin PLCC device to appropriate connections on the original parent printed wiring board, which are configured to match the foot print and functionality of the original 68-pin PLCC device. For purposes of the specific application, the newer, more efficient 44-pin device performs all
15 the functions of the replaced 68-pin device.

 Unfortunately, known adapters for PLCC and other SMT components are limited. Many such adapters provide only pins for insertion directly into sockets on the printed wiring board. However, as discussed above, soldering is preferred to socket insertion for applications requiring long term electrical and mechanical reliability. While other
20 adapters provide for solder joints between the adapter and the printed wiring board, known adapters do not provide for easy visual inspection of the quality of solder joints. Therefore, the conscientious manufacturer must resort to more laborious and time consuming electrical testing techniques to ensure reliability.

SUMMARY OF THE INVENTION

25 The present invention provides replacement of obsolete surface mount device by available surface mount devices in a manner that permits visual inspection of solder joints between the adapter and the using printed circuit board, in contrast to the prior art devices and methods.

 The apparatus and method of the present invention is an adapter that
30 accommodates differences in footprints between different surface mount devices, such as Plastic Leaded Chip Carrier (PLCC) components. The adapter of the invention is attached to the using printed circuit board at the position of an obsolete component in a conventional

manner utilizing conventional soldering processes. The adapter then accepts a smaller replacement part and routes the signals from the replacement to the using printed circuit board without loss or interruption.

According to one aspect of the invention, the adapter of the invention is embodied as an adapter for a surface mount device, the adapter including an insulating body having offset first and second surfaces; a pattern of surface mount solder pads formed on the first surface; a pattern of signal carriers communicating between the first and second surfaces, each of the signal carriers being at least partially exposed in an area between the first and second surfaces and adjacent to the second surface; and a plurality of signal lines electrically coupling one or more of the surface mount solder pads with predetermined ones of the signal carriers.

According to one aspect of the invention, the adapter also includes a pattern of electrical contacts formed on the second surface, the electrical contacts being electrically coupled to different ones of the signal carriers.

According to another aspect of the invention, the insulated body of the adapter includes a signal layer laminated between the first and second surfaces with one or more of the plurality of signal lines being formed on the signal layer.

According to another aspect of the invention, each of the signal carriers includes an electrically conductive material formed on an interior surface of a passage that communicates between the first and second surfaces.

According to another aspect of the invention, the signal lines couple a function of a replacement surface mount device to a signal carrier that corresponds to a position in the pattern of signal carriers that is associated with a similar function provided by a replaced surface mount device. The adapter thus permits a replacement device having substantially identical input/output signals to the original device but provided on different pins to be interfaced with the application, without loss or interruption of the input/output signals and without any change to the using printed circuit board.

According to other aspects of the invention, the invention provides methods for adapting a replacement surface mount device to substitute for an original device, without changing the using application.

According to yet other aspects of the invention, the invention provides a parent application printed circuit board having a replacement surface mount device substituted for an original surface mounted device, the assembly including an adapter formed of a printed

circuit board having a top layer and a bottom layer; a footprint formed on the top layer of the printed circuit board; a first surface mount device being mounted to the footprint on the top layer of the printed circuit board; a plurality of signal carriers positioned along different peripheral edges of the printed circuit board and extended between the top and bottom layers of the printed circuit board with the signal carriers being at least partially exposed in an area adjacent to the bottom layer, each of the signal carriers being electrically and mechanically joined by soldering to a corresponding contact area of the printed circuit board; and a plurality of signal lines for communicating signals between corresponding contact areas of the footprint and at least some of the signal carriers.

10

BRIEF DESCRIPTION OF THE DRAWINGS

The foregoing aspects and many of the attendant advantages of this invention will become more readily appreciated as the same becomes better understood by reference to the following detailed description, when taken in conjunction with the accompanying drawings, wherein:

15

Figure 1 is an illustration of a common surface mount technology integrated circuit package of the type that is commonly referred to as a Plastic Leaded Chip Carrier;

Figure 2 illustrates the surface mount device adapter apparatus of the invention embodied as a PLCC adapter;

Figure 3 illustrates assembly of a replacement PLCC device with the surface mount device adapter of the invention, and the assembly of the adapter with a using printed circuit board; and

Figure 4 illustrates the body of the surface mount device adapter of invention embodied as a multilayer printed wiring board or small laminate substrate.

DETAILED DESCRIPTION OF PREFERRED EMBODIMENT

25

In the Figures, like numerals indicate like elements.

The present invention is an adapter apparatus and method for accommodating the difference in footprints between different surface mount technology components, including different PLCC components. The surface mount device adapter attaches to the parent printed wiring board in a conventional manner utilizing the normal soldering process.

30 The adapter accepts a PLCC or other surface mount device smaller than the original device

and routes the signals from the smaller size device to the input and output (I/O) connections provided for the original larger size device without loss or interruption.

The adapter of the present invention is useful for a PLCC or other surface mount device. The adapter includes an insulating body having offset first and second surfaces; a pattern of surface mount solder pads formed on the first surface; a pattern of signal carriers communicating between the first and second surfaces, each of the signal carriers being at least partially exposed in an area between the first and second surfaces and adjacent to the second surface; and a plurality of signal lines electrically coupling one or more of the surface mount solder pads with predetermined ones of the signal carriers.

Figure 2 illustrates the surface mount device adapter apparatus 100 of the invention embodied as a 44-pin to 68-pin PLCC adapter. Although the adapter 100 is illustrated here as a 44-pin to 68-pin PLCC adapter, the illustration is only an example, and the invention is equally applicable to adapt replacement PLCC devices having more or less than 44 I/O pins to applications wherein the original PLCC device had more or less than 68 I/O pins. The adapter of the invention is equally applicable to adapt replacement surface mount devices, other than PLCC devices, for use in applications wherein the replacement device has more or less I/O pins than the original device. In Figure 2, the surface mount device adapter includes a substantially planar insulating body 102 having a first or primary surface 102a opposite a substantially parallel secondary surface 102b. The body 102 is, for example, formed of either a small laminate ceramic substrate or a printed wiring board (PWB), also known as a printed circuit board (PCB). A first quantity of surface mount technology (SMT) solder pads 104 are formed on the primary surface 102a of the PWB 102, and a quantity of solder contacts 106 are formed on the secondary surface 102b opposite from the first solder pads 104. The solder pads 104 on the primary surface 102a are configured in a pattern of a standard size that readily accepts a replacement PLCC or other surface mount device having a predetermined number of J-shaped I/O leads. For example, the solder pads 104 are configured in a square with eleven solder pads 104 on a side. The rows of pads 104 on each side of the square are centered at about 0.58 inches apart. The individual pads 104 are about 0.05 inches long by 0.02 inches wide and are spaced on 0.05 inch centers. Thus, the solder pads 104 are positioned to mate with the J-shaped I/O leads of a standard 44-pin PLCC device.

The quantity of solder contacts 106 on the secondary surface are configured in a pattern of a size that simulates the J-shaped I/O leads of the original PLCC or other surface

mount device, and thus the solder contacts 106 readily mate with SMT solder pads at the site of the original 68-pin PLCC device on a parent application PWB, which is the type illustrated in Figure 1 as the printed wiring board 22. For example, the solder contacts 106 are configured in a second square with seventeen contacts 106 on a side. The rows of contacts 106 on each side of the square are centered at about 0.89 inches apart. The individual contacts 106 are about 0.05 inches long by 0.02 inches wide and are spaced on 0.05 inch centers. Thus, the solder contacts 106 are positioned similarly to the J-shaped I/O leads of a standard 68-pin PLCC device. The solder pads 106 on the secondary side are electrically coupled with the primary side by signal carriers 108 formed of an electrically conductive material, such as copper, nickel, silver, or gold, deposited or plated through holes or grooves that communicate between the two opposing surfaces.

A pattern of different electrical signal lines or traces 110 interconnect some or all of the first solder pads 104 on the primary side 102a with different ones of the signal carriers 108, which are in turn electrically coupled to individual ones of the second solder pads 106 on the secondary side 102b of the PWB 102. The signal lines 110 are configured to interconnect the I/O pins of the replacement PLCC device at the I/O solder pads 104 to the appropriate I/O solder pads 106 of the adapter 100. The appropriate functionality of the smaller replacement PLCC or other surface mount device is thus routed to the I/O pin position associated with that same functionality of the obsolete device without loss or interruption in the signals.

According to the invention, the body 102 of the adapter 100 is manufactured according to conventional manufacturing practices. After the signal carriers 108 are formed, they are opened lengthwise to expose the interior of the plated through hole (in a PWB) or the interior surface of the via (in a substrate). For example, the body 102 of the adapter 100 is milled along the longitudinal axes of the plated through holes or vias 108 on each of the four sides of the square pattern of signal carriers 108 so that the adapter body 102 is cut into a square shape measuring about 0.89 inches on a side. With the interiors of the signal carriers 108 exposed, a solder joint formed at the solder contact 106 at the end of the signal carrier 108 is readily available for visual inspection.

As illustrated in Figure 3, during assembly, the J-shaped I/O leads of the replacement PLCC or another surface mount device are engaged with the mating solder pads 104 on the primary surface 102a of the PWB 102. The connections are soldered, for example, using either manual or conventional wave soldering techniques. The I/O solder pads 106 on

the secondary surface 102b are engaged with SMT solder pads on the parent PWB at the site of the original surface mount device, *e.g.*, the 68-pin PLCC device. When the I/O solder contacts 106 are engaged with solder pads on the parent PWB, the adapter 100 connects the I/O leads of the replacement device with circuitry on the parent application PWB that
5 corresponds to the same functionality. Thus, the adapter 100 routes the I/O signals from one size replacement PLCC to the connections for a different size original PLCC without loss or interruption, thereby accommodating the difference in footprints in different PLCC or other surface mount components.

Furthermore, the signal carriers 108 and solder contacts 106 are exposed along
10 the edges of the PWB 102 so that the solder joints formed with the solder pads on the parent PWB are likewise exposed for visual inspection. Because the interiors of the plated through holes or vias forming the signal carriers 108 are open and exposed, an inspector can visually determine whether solder has properly wicked along the exposed interior length of plated through hole or vias 108 at each and every solder joint. The need for tedious and time
15 consuming electrical testing techniques to ensure reliability is thus eliminated.

According to one alternative embodiment of the invention, the adapter 100 is configured without the solder contacts 106 on the secondary side. Rather, the end of each signal carrier 108 that communicates with the secondary surface is engaged with the solder pads on the parent PWB. During formation of a solder joint, the solder wicks at least part
20 way along the exposed interior length of each signal carrier 108. The solder connections to the parent PWB are thus available for visual inspection, and the need for other inspection and testing techniques is eliminated.

Although illustrated as being formed on the primary surface of the substrate 102, the signal lines or traces 110 may be formed on a separate layer sandwiched between the
25 primary and secondary sides of the PWB or small laminate substrate 102.

Figure 4 illustrates the PWB 102 of the surface mount device adapter 100 of the invention embodied as a multilayer printed wiring board/printed circuit board or small laminate substrate 102. For example, the PWB or substrate 102 may include 4 layers 121-124. The top layer 121 is the primary signal side 102a having the first pattern of SMT solder
30 pads 104 configured to match the I/O pins of the replacement 44-pin PLCC or other surface mount device. The second layer 122 is the signal layer on which the signal lines, or traces 110, are routed between the I/O positions of the original 68-pin PLCC or other surface mount device and the I/O positions of the 44-pin or other surface mount replacement device where

the corresponding functionality is provided. The third layer 123 is a ground plane, and the fourth layer 124 is the secondary signal side 102b whereon the pattern of solder contacts 106 are configured to match the I/O pins of the original 68-pin PLCC or other surface mount device. The first and second patterns of contact pads 104 and 106 are interconnected via the
5 signal layer 122 of the printed wiring board 102 using conventional printed wiring board technology.

While the preferred embodiment of the invention has been illustrated and described, it will be appreciated that various changes can be made therein without departing
10 from the spirit and scope of the invention.

10052715-011702